Papers

With Tag: Dft

Can't find what you are looking for? Add a listing here
Sort By
(0)

Study on design method of boundary-scan circuit architecture based on Verilog language

Xu Lei, Zhou Yin, Luo Jian, Chen Shengjian
2011 | 10.1109/MACE.2011.5988841

none

(0)

Machine Vision System to Induct Binocular Wide-Angle Foveated Information into Both the Human and Computers - Feature Generation Algorithm based on DFT for Binocular Fixation -

Joel W Burdick, Shinsuke Shimojo, Hao Jiang, Sota Shimizu
2005 | 10.1109/ROBOT.2005.1570214

none

(0)

Automatic generation of implementations for DSP transforms on fused multiply-add architectures

Yevgen Voronenko, Markus Puschel
2004 | 10.1109/ICASSP.2004.1327057

none

(0)

The direct batch generation of Hermite-Gaussian-like eigenvectors of the DFT matrix using the notion of matrix pseudoinverse

Magdy T Hanna
2013 | 10.1109/ICASSP.2013.6638829

none

(0)

Extending the dynamic range of RF/microwave intermodulation measurements by multiple-carrier cancellation

Attila Telegdy
2000 | 10.1109/PIMRC.2000.881428

none

(0)

Linear Model-Based Error Identification and Calibration for Data Converters

Carsten Wegener, Michael Peter Kennedy
2003 | 10.1109/DATE.2003.1253678

none

(0)

Model-Order Reduction Based on PRONY's Method

Amit Mehrotra, M Mansour
2003 | 10.1109/DATE.2003.1253663

none

(0)

Radar irregular sampling

Radmila Pribic
2004 | 10.1109/ICASSP.2004.1326699

none

(0)

A MIMO-OFDM channel estimation scheme utilizing complementary sequences

Robert Calderbank, Michael D Zoltowski, Tariq R Qureshi
2009 | 10.1109/ICASSP.2009.4960174

none

(0)

Dynamically generating FFT code on mobile devices

Anthony M Blake
2013 | 10.1109/ICASSP.2013.6638119

none

(0)

A novel fault injection method for system verification based on FPGA boundary scan architecture

Tapan J Chakraborty, Chenhum Chiang
2002 | 10.1109/TEST.2002.1041847

none

(0)

An introduction to FFT and time domain windows

IEEE Instrumentation & Measurement Magazine | 2007 | 10.1109/MIM.2007.4428580

none

(0)

Test cycle power optimization for scan-based designs

Augusli Kifli, Yu Huang, Kunhan Tsai, Tingpu Tai, Wutung Cheng
2010 | 10.1109/TEST.2010.5699213

none

(0)

On using IEEE P1500 SECT for test plug-n-play

Rohit Kapur, Yervant Zorian, Erik Jan Marinissen
2000 | 10.1109/TEST.2000.894273

none

(0)

This is a Test: How to Tell if DFT and Test Are Adding Value to Your Company

Jeff Rearick
2008 | 10.1109/TEST.2008.4700543

none

(0)

An on-chip detection circuit for the verification of IC supply connections

Stefaan Kerckenaere, Hans Manhaeve
2001 | 10.1109/DFTVS.2001.966752

none

(0)

A computation engine for the FFT/FCT/FHT using AT&T DSP32

H S Fetteerman, Weiping Li, I Sidharta
1989 | 10.1109/ISCAS.1989.100587

none

(0)

Estudo teórico da cloro ftalocianina de alumínio por PM6 e DFT

Wesley Fonseca Vaz, Http
2014

none

(0)

Efficient subband encoding of magnitude/phase spectra

P P Vaidyanathan, A K Soman
1993 | 10.1109/ISCAS.1993.393739

none

(0)

Adsorption of nitrous oxide on the （6,0） magnesium oxide nanotube

Chinese Chemical Letters | 2012 | 10.1016/j.cclet.2012.09.008

none

Can't find what you are looking for? Add a paper here