Papers

With Tag: Chip

Can't find what you are looking for? Add a listing here
Sort By
(0)

An Adaptive Unicast/Multicast Routing Algorithm for MPSoCs

2009 | 10.1109/DSD.2009.201

none

(0)

Yield-aware floorplanning

2005

none

(0)

High Reliable Remote Terminal Unit for Space Applications

2009 | 10.1109/DSD.2009.184

none

(0)

Automated simulation-based verification of power requirements for Systems-on-Chips

Damian Dalton, Christoph Trummer, Reinhold Weis, Christoph M Kirchsteiger, Christian Steger, Markus Pistauer
2010 | 10.1109/DDECS.2010.5491829

none

(0)

Architecture for Highly Reliable Embedded Flash Memories

Jeanmichel Daga, Lionel Torres, Gilles Sassatelli, B Godard
2007 | 10.1109/DDECS.2007.4295257

none

(0)

A Process-Variation-Adaptive Network-on-Chip with Variable-Cycle Routers

2011 | 10.1109/DSD.2011.106

none

(0)

Keynote Abstract: Alessandro Cremonesi

2008 | 10.1109/DSD.2008.8

none

(0)

TLM protocol compliance checking at the Electronic System Level

Mohamed Bawadekji, Daniel Grosse, Rolf Drechsler
2011 | 10.1109/DDECS.2011.5783132

none

(0)

Task Scheduling for SoC-Based Dynamic SMP Clusters with Communication on the Fly

Lukasz Masko, Marek Tudruj
2008 | 10.1109/ISPDC.2008.62

none

(0)

Evaluating pay-telephone service on coastal ferries

T Tatlock, Robert G Robertson, Richard P Stanley, James C Garrison, Diane Tang
1992 | 10.1109/PIMRC.1992.279961

none

(0)

RNS-based enhancements for direct digital frequency synthesis

IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing | 1995 | 10.1109/82.404073

none

(0)

Offset current cancellation based on a multiple-path feedback compensation (MPFC) technique for switched-current circuits and systems

IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing | 1997 | 10.1109/82.566646

none

(0)

Charge-mode parallel architecture for vector-matrix multiplication

IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing | 2001 | 10.1109/82.974781

none

(0)

Large scale analog neural computer with programmable architecture and programmable time constants for temporal pattern analysis

Ralph Etiennecummings, J Van Der Spiegel, Shakith Fernando, C Donham, David Blackman, P Mueller
1994 | 10.1109/ICNN.1994.374436

none

Can't find what you are looking for? Add a paper here